

Syllabus for F.Y. B.Sc. (Electronics for Computer Science)
Paper II
Principles of Digital Electronics-I

Semester- I	Subject Code: BS11508	Lectures: 40
--------------------	------------------------------	---------------------

Objectives:

The syllabus aims in equipping students with

- Concepts of digital electronics
- Learning number systems and their representation
- Understanding logic gates, Boolean algebra and K-maps
- Studying arithmetic circuits

Unit 1: Number Systems and Logic Gates	No. of Lect.=14
<ul style="list-style-type: none"> • Introduction to decimal, Binary, Octal and hexadecimal number systems and their inter conversions 	4
<ul style="list-style-type: none"> • Unsigned, Signed and fractional binary number representations, 	2
<ul style="list-style-type: none"> • BCD, Gray codes, alphanumeric representation in ASCII codes. 	2
<ul style="list-style-type: none"> • Positive and Negative Logic, Basic Logic gates (NOT, OR, AND) & derived gates (NAND, NOR, EX-OR) Symbol and truth table, 	4
<ul style="list-style-type: none"> • Applications of Ex-OR gates as parity checker and generator 	2

BOS Members:

- Ms. Nanda Ranade, (Subject Expert)
 Mr. Manoj Kukade, (Subject Expert)
 Mr. Prafulla Wadaskar. (Industry Expert)
 Ms. Divya Jagannathan,(Alumni)
 Ms. Swatee Sarwate , (Chairman)
 Ms. Anitha Menon, (Internal Faculty)



Unit 2: Boolean algebra and Karnaugh maps	No. of Lect.=14
<ul style="list-style-type: none"> • Boolean algebra rules and Boolean laws: Commutative, Associative, Distributive, AND, OR and Inversion laws, 	3
<ul style="list-style-type: none"> • De Morgan's theorem, Universal gates 	3
<ul style="list-style-type: none"> • Min terms, Max terms. Boolean expression in SOP and POS form, conversion of SOP/POS expression to its standard SOP/POS form 	4
<ul style="list-style-type: none"> • Simplifications of Logic equations using Boolean algebra rules and Karnaugh map (up to 3 variables, K map with don't care condition) 	4

BOS Members:

Ms. Nanda Ranade, (Subject Expert)
 Mr. Manoj Kukade, (Subject Expert)
 Mr. Prafulla Wadaskar. (Industry Expert)
 Ms. Divya Jagannathan, (Alumni)
 Ms. Swatee Sarwate, (Chairman)
 Ms. Anitha Menon, (Internal Faculty)

Nanda Ranade
Manoj Kukade
Prafulla Wadaskar
Divya Jagannathan
Swatee Sarwate
Anitha Menon



Unit 3: Arithmetic Circuits	No. of Lect.=12
<ul style="list-style-type: none"> Rules of binary addition and subtraction, subtraction using 1's and 2's complements 	2
<ul style="list-style-type: none"> Half adder, full adder, Half subtractor, Full subtractor, (circuit realization through k-map) 	6
<ul style="list-style-type: none"> Four bit parallel adder, Universal adder /subtractor, Digital comparator 	4

BOS Members:

Ms. Nanda Ranade, (Subject Expert)

Mr. Manoj Kukade, (Subject Expert)

Mr. Prafulla Wadaskar. (Industry Expert)

Ms. Divya Jagannathan, (Alumni)

Ms. Swatee Sarwate , (Chairman)

Ms. Anitha Menon, (Internal Faculty)

